

# CacheCraft

### Enhancing GPU Performance under Memory Protection through Reconstructed Caching

**Soyoung Park**<sup>†</sup>, Hojung Namkoong<sup>†</sup>, Boyeol Choi<sup>†</sup>, Michael Sullivan<sup>‡</sup>, Jungrae Kim<sup>†</sup> <sup>†</sup>Sungkyunkwan University (SKKU), <sup>‡</sup>NVIDIA



## Outline

- I. Introduction
- II. Background
- **III. Prior Work**
- **IV. CacheCraft**
- V. Evaluation
- **VI.** Conclusion



#### • GPU reliability challenge

- A large-scale field study<sup>[1]</sup> indicates
  - NVIDIA A100 GPUs show 14,000-hour MTBF (Mean Time Between Failures)
  - A large-scale cluster (992 A100s) shows 14-hour MTBF

#### Major source of GPU failures: memory errors

- Another large-scale field study <sup>[2]</sup> indicates
  - HBM2 caused ~260,000,000 error events in 19 data centers over 2 years.

[1] Zhang, S., et al (2022). OPT: Open Pre-trained Transformer Language Models. in arXiv.

[2] Wu, R., et al (2024). "Removing Obstacles before Breaking Through the Memory Wall: A Close Look at HBM Errors in the Field." in ATC. USENIX Association.

SUNG KYUN KWAN UNIVERSITY



#### Modern GPUs utilize ECC to safeguard data

• ECC can detect and correct erroneous bits using redundancy.



SUNG KYUN KWAN UNIVERSITY



#### • HBM and GDDR with different trade-offs





[SRC : NVIDIA]

SUNG KYUN KWAN UNIVERSITY

Target GPU	Flagship data center GPUs	Other data center GPUs Consumer GPUs
Target application	HPC and large-scale AI models	Medium- and small-scale AI models
Bandwidth	Provide state-of-the-art bandwidth (E.g. NVIDIA H100 with 3.3 TB/s)	Suitable for most mainstream apps (E.g. NVIDIA L40 with 0.86 TB/s)
Accessibility & costs	Limited supply due to high cost and packaging complexity	More accessible and cost-effective



#### Two types: Side-band ECC and in-band ECC



Side-band ECC (for HBMs)

With built-in ECC support



Parallel transfer

#### In-band ECC (for GDDRs)

SUNG KYUN KWAN UNIVERSITY

SAL



#### Without built-in ECC support



#### Serial transfer



#### The serial transfer of data and redundancy

- Consumes data throughput
  - Approximately **20% bandwidth reduction** (NVIDIA Documentation<sup>[1]</sup>)
  - Up to **59.5% bandwidth reduction** (our field measurement)
- Degrades system performance
  - Up to 54.5% slowdown on NVIDIA Tesla K40C<sup>[2]</sup>

#### We need a more efficient in-band ECC implementation

[1] NVIDIA Corp, "Tuning CUDA Applications for Pascal," [Online]. Available: <u>https://docs.nvidia.com/cuda/pascal-tuning-guide/index.html</u>.

[2] G. Juckeland et al., "Spec accel: A standard application suite for measuring hardware accelerator performance," in HPCA.

SUNG KYUN KWAN UNIVERSITY



## Outline

- I. Introduction
- II. Background
- **III. Prior Work**
- **IV. CacheCraft**
- **V. Evaluation**
- **VI.** Conclusion



#### GPUs utilize

- 128B cache lines
  - Can serve a 128B coalesced request from 32 threads within a warp
  - Sometimes lead to memory over-fetching and bandwidth wastage
- Sector cache
  - Divides a cache line into smaller segments (sectors)
  - Reduces over-fetching while maintaining low tag overhead

A 128B	Tag	Sector0	Sector1	Sector2	Sector3
cache line	А	32B	32B	32B	32B

SUNG KYUN KWAN UNIVERSITY



#### GPUs employ fine-grained memory interleaving

- 256B channel interleaving
- 128B BankGroup interleaving
- Interleaving enhances load balancing but degrades row buffer locality
- Each bank houses only a single cache line (128B) from a 4KB page (in GPUs with 8 GDDRs)



SUNG KYUN KWAN UNIVERSITY



## Outline

- I. Introduction
- II. Background
- **III. Prior Work**
- **IV. CacheCraft**
- **V. Evaluation**
- **VI.** Conclusion



#### SEC-DED on a 32B block (sector)

- Single Error Correction Double Error Detection
- 6.25% redundancy (2B redundancy for every 32B data)



SAL

SUNG KYUN KWAN UNIVERSITY



#### Data and redundancy in the same row







#### Rcaches (Redundancy Caches) can alleviate BW penalty

- Reduces # of memory accesses of full cache line requests (8 to 5)
  - Four for data sectors, and the other for the shared redundancy blocks



#### 2KiB DRAM row

SAL

SUNG KYUN KWAN UNIVERSITY



#### Rcaches (Redundancy Caches) can alleviate BW penalty

- Reduces # of memory accesses of full cache line requests (8 to 5)
  - Four for data sectors, and the other for the shared redundancy blocks







SUNG KYUN KWAN UNIVERSITY



#### Poor row buffer locality limits the efficacy of RCache

- Only 8 bytes in the redundancy block are adjacent to each other
- Other 24 bytes belong to other pages or are distant by at least 4KiB





#### • Empirical evaluation on NVIDIA T4 GPU with ECC enabled/disabled

- Out of 32 benchmarks, 27 exceed 25% memory traffic amplification with 14 over 50%
- Impact of excessive transfers vary across applications



SUNG KYUN KWAN UNIVERSITY



#### Empirical evaluation on NVIDIA T4 GPU with ECC enabled/disabled

Existing in-band ECC necessitates additional memory access for redundancy  $\Rightarrow$  Bandwidth consumption 1, Performance



SUNG KYUN KWAN UNIVERSITY



## Outline

- I. Introduction
- II. Background
- **III.** Prior work
- **IV. CacheCraft**
- V. Evaluation
- **VI.** Conclusion





Let's think outside the box







SUNG KYUN KWAN UNIVERSITY



#### Reconfigures 128B cache lines to "30-30-30-8"

- **30B sectors:** A 32B memory chunk contains 30B data and the corresponding 2B redun
- 8B sectors: Complements 30B sectors within the 128B line



SUNG KYUN KWAN UNIVERSITY



#### For requests colaesced into a 30B sector





#### • For a full line access



SAL

SUNG KYUN KWAN UNIVERSITY



#### Software

• No change (the cache line size remains the same)

#### Hardware

- Memory Coalescer
  - To match with "30-30-30-8" sectoring scheme
- Caches
  - Sector matching logic
  - Adjusts SRAM banking



SAL

SUNG KYUN KWAN UNIVERSITY



# IV CacheCraft CacheCraft – Modifications

- Memory layouts
  - Simple: unused capacity to meet 30-30-30-30-8



- Balanced between capacity and bandwidth





# IV CacheCraft CacheCraft – Modifications

- Memory layouts
  - Simple: unused capacity to meet 30-30-30-30-8



- Balanced between capacity and bandwidth



Further details are presented in the paper !



## Outline

- I. Introduction
- II. Background
- **III. Prior Work**
- **IV. CacheCraft**
- V. Evaluation
- **VI.** Conclusion



- Accel-Sim with NVIDIA RTX 3070 config
- Senchmarks: Rodinia (RO), Parboil (PA), Polybench (PO), GraphBig (GB)
- We analyze 3 schemes

Non-ECC	- No ECC performance overheads - Caches have 32-32-32 sectors
Baseline	<ul> <li>Current in-band ECC implementations in NVIDIA</li> <li>Caches have 32-32-32-32 sectors</li> <li>Includes one 32B RCache per GDDR bank</li> </ul>
CacheCraft	- Caches have 30-30-30-30-8 sectoring schemes - Memory-layout: Balanced layout

SAL

SUNG KYUN KWAN UNIVERSITY



#### Access amplification factor (compared to Non-ECC)

- Baseline: overall 41.9%, ranges from 15.2% (RO-PTF) to 96.9% (GB-SSSP)
- CacheCraft: overall 21.9%, ranges form 10.2%(GB-SSSP) to 28.2% (RO-KM)



⇒ CacheCraft can reduce memory access overhead by up to 89.4% (GB-SSSP)





#### IPC slowdowns (normalized to Non-ECC)

- Baseline: 33.2% (average), 52.6% (worst: PA-SPMV)
- CacheCraft: 18.1% (average), 16.6% (worst: PA-SPMV)



⇒ CacheCraft can enhance the performance of memory-intensive applications by up to 23.5% (PA-SPMV)



#### GPU in-band ECC

- Diminishes data throughput
- Degrades system performance

#### CacheCraft

A novel GPU μ-architecture with new sectoring of "30-30-30-8"

#### Benefits

- Reduce memory access overhead by up to 89.4% (GB-SSSP)
- Improve performance of applications by up to 23.5% (PA-SPMV)
- CacheCraft is a promising solution for GDDR-based GPUs, enhancing performance under memory protection

SUNG KYUN KWAN UNIVERSITY



# Thank you Q&A

::::

\*\*\*\*\*\*\*\*\*\*\*\*